Regviz

Freescale Semiconductor /MKL28Z7 /NVIC0 /NVIC0_ISPR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as NVIC0_ISPR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKL28Z7/NVIC0/NVIC0_ISPR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)SETPEND0 0 (0)SETPEND1 0 (0)SETPEND2 0 (0)SETPEND3 0 (0)SETPEND4 0 (0)SETPEND5 0 (0)SETPEND6 0 (0)SETPEND7 0 (0)SETPEND8 0 (0)SETPEND9 0 (0)SETPEND10 0 (0)SETPEND11 0 (0)SETPEND12 0 (0)SETPEND13 0 (0)SETPEND14 0 (0)SETPEND15 0 (0)SETPEND16 0 (0)SETPEND17 0 (0)SETPEND18 0 (0)SETPEND19 0 (0)SETPEND20 0 (0)SETPEND21 0 (0)SETPEND22 0 (0)SETPEND23 0 (0)SETPEND24 0 (0)SETPEND25 0 (0)SETPEND26 0 (0)SETPEND27 0 (0)SETPEND28 0 (0)SETPEND29 0 (0)SETPEND30 0 (0)SETPEND31

SETPEND5=0, SETPEND3=0, SETPEND11=0, SETPEND22=0, SETPEND21=0, SETPEND18=0, SETPEND14=0, SETPEND17=0, SETPEND30=0, SETPEND16=0, SETPEND1=0, SETPEND13=0, SETPEND0=0, SETPEND10=0, SETPEND25=0, SETPEND28=0, SETPEND19=0, SETPEND12=0, SETPEND31=0, SETPEND27=0, SETPEND23=0, SETPEND7=0, SETPEND20=0, SETPEND29=0, SETPEND2=0, SETPEND15=0, SETPEND26=0, SETPEND8=0, SETPEND4=0, SETPEND24=0, SETPEND9=0, SETPEND6=0

Description

Interrupt Set Pending Register

Fields

SETPEND0

DMA0 channel 0/4 transfer complete interrupt set-pending bit

0 (0): write: no effect; read: DMA0 channel 0/4 transfer complete interrupt is not pending

1 (1): write: changes the DMA0 channel 0/4 transfer complete interrupt state to pending; read: DMA0 channel 0/4 transfer complete interrupt is pending
SETPEND1

DMA0 channel 1/5 transfer complete interrupt set-pending bit

0 (0): write: no effect; read: DMA0 channel 1/5 transfer complete interrupt is not pending

1 (1): write: changes the DMA0 channel 1/5 transfer complete interrupt state to pending; read: DMA0 channel 1/5 transfer complete interrupt is pending
SETPEND2

DMA0 channel 2/6 transfer complete interrupt set-pending bit

0 (0): write: no effect; read: DMA0 channel 2/6 transfer complete interrupt is not pending

1 (1): write: changes the DMA0 channel 2/6 transfer complete interrupt state to pending; read: DMA0 channel 2/6 transfer complete interrupt is pending
SETPEND3

DMA0 channel 3/7 transfer complete interrupt set-pending bit

0 (0): write: no effect; read: DMA0 channel 3/7 transfer complete interrupt is not pending

1 (1): write: changes the DMA0 channel 3/7 transfer complete interrupt state to pending; read: DMA0 channel 3/7 transfer complete interrupt is pending
SETPEND4

CTI0 or DMA0 error interrupt set-pending bit

0 (0): write: no effect; read: CTI0 or DMA0 error interrupt is not pending

1 (1): write: changes the CTI0 or DMA0 error interrupt state to pending; read: CTI0 or DMA0 error interrupt is pending
SETPEND5

FLEXIO0 interrupt set-pending bit

0 (0): write: no effect; read: FLEXIO0 interrupt is not pending

1 (1): write: changes the FLEXIO0 interrupt state to pending; read: FLEXIO0 interrupt is pending
SETPEND6

Timer/PWM module 0 interrupt set-pending bit

0 (0): write: no effect; read: Timer/PWM module 0 interrupt is not pending

1 (1): write: changes the Timer/PWM module 0 interrupt state to pending; read: Timer/PWM module 0 interrupt is pending
SETPEND7

Timer/PWM module 1 interrupt set-pending bit

0 (0): write: no effect; read: Timer/PWM module 1 interrupt is not pending

1 (1): write: changes the Timer/PWM module 1 interrupt state to pending; read: Timer/PWM module 1 interrupt is pending
SETPEND8

Timer/PWM module 2 interrupt set-pending bit

0 (0): write: no effect; read: Timer/PWM module 2 interrupt is not pending

1 (1): write: changes the Timer/PWM module 2 interrupt state to pending; read: Timer/PWM module 2 interrupt is pending
SETPEND9

Low Power Periodic Interrupt Timer interrupt set-pending bit

0 (0): write: no effect; read: Low Power Periodic Interrupt Timer interrupt is not pending

1 (1): write: changes the Low Power Periodic Interrupt Timer interrupt state to pending; read: Low Power Periodic Interrupt Timer interrupt is pending
SETPEND10

Serial Peripheral Interface 0 interrupt set-pending bit

0 (0): write: no effect; read: Serial Peripheral Interface 0 interrupt is not pending

1 (1): write: changes the Serial Peripheral Interface 0 interrupt state to pending; read: Serial Peripheral Interface 0 interrupt is pending
SETPEND11

Serial Peripheral Interface 1 interrupt set-pending bit

0 (0): write: no effect; read: Serial Peripheral Interface 1 interrupt is not pending

1 (1): write: changes the Serial Peripheral Interface 1 interrupt state to pending; read: Serial Peripheral Interface 1 interrupt is pending
SETPEND12

LPUART0 status and error interrupt set-pending bit

0 (0): write: no effect; read: LPUART0 status and error interrupt is not pending

1 (1): write: changes the LPUART0 status and error interrupt state to pending; read: LPUART0 status and error interrupt is pending
SETPEND13

LPUART1 status and error interrupt set-pending bit

0 (0): write: no effect; read: LPUART1 status and error interrupt is not pending

1 (1): write: changes the LPUART1 status and error interrupt state to pending; read: LPUART1 status and error interrupt is pending
SETPEND14

Inter-Integrated Circuit 0 interrupt set-pending bit

0 (0): write: no effect; read: Inter-Integrated Circuit 0 interrupt is not pending

1 (1): write: changes the Inter-Integrated Circuit 0 interrupt state to pending; read: Inter-Integrated Circuit 0 interrupt is pending
SETPEND15

Inter-Integrated Circuit 0 interrupt set-pending bit

0 (0): write: no effect; read: Inter-Integrated Circuit 0 interrupt is not pending

1 (1): write: changes the Inter-Integrated Circuit 0 interrupt state to pending; read: Inter-Integrated Circuit 0 interrupt is pending
SETPEND16

Reserved iv 32 interrupt set-pending bit

0 (0): write: no effect; read: Reserved iv 32 interrupt is not pending

1 (1): write: changes the Reserved iv 32 interrupt state to pending; read: Reserved iv 32 interrupt is pending
SETPEND17

PORTA Pin detect interrupt set-pending bit

0 (0): write: no effect; read: PORTA Pin detect interrupt is not pending

1 (1): write: changes the PORTA Pin detect interrupt state to pending; read: PORTA Pin detect interrupt is pending
SETPEND18

PORTB Pin detect interrupt set-pending bit

0 (0): write: no effect; read: PORTB Pin detect interrupt is not pending

1 (1): write: changes the PORTB Pin detect interrupt state to pending; read: PORTB Pin detect interrupt is pending
SETPEND19

PORTC Pin detect interrupt set-pending bit

0 (0): write: no effect; read: PORTC Pin detect interrupt is not pending

1 (1): write: changes the PORTC Pin detect interrupt state to pending; read: PORTC Pin detect interrupt is pending
SETPEND20

PORTD Pin detect interrupt set-pending bit

0 (0): write: no effect; read: PORTD Pin detect interrupt is not pending

1 (1): write: changes the PORTD Pin detect interrupt state to pending; read: PORTD Pin detect interrupt is pending
SETPEND21

PORTE Pin detect interrupt set-pending bit

0 (0): write: no effect; read: PORTE Pin detect interrupt is not pending

1 (1): write: changes the PORTE Pin detect interrupt state to pending; read: PORTE Pin detect interrupt is pending
SETPEND22

Low Leakage Wakeup 0 interrupt set-pending bit

0 (0): write: no effect; read: Low Leakage Wakeup 0 interrupt is not pending

1 (1): write: changes the Low Leakage Wakeup 0 interrupt state to pending; read: Low Leakage Wakeup 0 interrupt is pending
SETPEND23

Integrated interchip sound 0 interrupt set-pending bit

0 (0): write: no effect; read: Integrated interchip sound 0 interrupt is not pending

1 (1): write: changes the Integrated interchip sound 0 interrupt state to pending; read: Integrated interchip sound 0 interrupt is pending
SETPEND24

Universal Serial Bus interrupt set-pending bit

0 (0): write: no effect; read: Universal Serial Bus interrupt is not pending

1 (1): write: changes the Universal Serial Bus interrupt state to pending; read: Universal Serial Bus interrupt is pending
SETPEND25

Analog-to-Digital Converter 0 interrupt set-pending bit

0 (0): write: no effect; read: Analog-to-Digital Converter 0 interrupt is not pending

1 (1): write: changes the Analog-to-Digital Converter 0 interrupt state to pending; read: Analog-to-Digital Converter 0 interrupt is pending
SETPEND26

Low-Power Timer interrupt set-pending bit

0 (0): write: no effect; read: Low-Power Timer interrupt is not pending

1 (1): write: changes the Low-Power Timer interrupt state to pending; read: Low-Power Timer interrupt is pending
SETPEND27

RTC seconds interrupt set-pending bit

0 (0): write: no effect; read: RTC seconds interrupt is not pending

1 (1): write: changes the RTC seconds interrupt state to pending; read: RTC seconds interrupt is pending
SETPEND28

INTMUX0 channel 0 interrupt interrupt set-pending bit

0 (0): write: no effect; read: INTMUX0 channel 0 interrupt interrupt is not pending

1 (1): write: changes the INTMUX0 channel 0 interrupt interrupt state to pending; read: INTMUX0 channel 0 interrupt interrupt is pending
SETPEND29

INTMUX0 channel 1 interrupt interrupt set-pending bit

0 (0): write: no effect; read: INTMUX0 channel 1 interrupt interrupt is not pending

1 (1): write: changes the INTMUX0 channel 1 interrupt interrupt state to pending; read: INTMUX0 channel 1 interrupt interrupt is pending
SETPEND30

INTMUX0 channel 2 interrupt interrupt set-pending bit

0 (0): write: no effect; read: INTMUX0 channel 2 interrupt interrupt is not pending

1 (1): write: changes the INTMUX0 channel 2 interrupt interrupt state to pending; read: INTMUX0 channel 2 interrupt interrupt is pending
SETPEND31

INTMUX0 channel 3 interrupt interrupt set-pending bit

0 (0): write: no effect; read: INTMUX0 channel 3 interrupt interrupt is not pending

1 (1): write: changes the INTMUX0 channel 3 interrupt interrupt state to pending; read: INTMUX0 channel 3 interrupt interrupt is pending

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data